

L Number	Hits	Search Text	DB	Time stamp
1	76	(domino same (circuit or gate or latch)) and erroneous	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/08/26 14:42
2	17	((domino same (circuit or gate or latch)) and erroneous) and simulat\$5	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/08/26 14:49
3	505	(703/13).CCLS.	USPAT	2004/08/26 14:49
4	3	((703/13).CCLS.) and (domino same (circuit or gate or latch))	USPAT	2004/08/26 14:51
5	0	((703/13).CCLS.) and (domino same (circuit or gate or latch))) and erroneous	USPAT	2004/08/26 14:51

L Number	Hits	Search Text	DB	Time stamp
1	7	(greub and hans).in.	USPAT; US-PGPUB	2004/08/26 16:22
2	1	("6128769").PN.	USPAT	2004/08/26 16:23
3	1	(wijeratne and sapumal).in.	USPAT; US-PGPUB	2004/08/26 16:35
4	3	(nardin and mark).in.	USPAT; US-PGPUB	2004/08/26 16:37
5	1	("6167642").PN.	USPAT	2004/08/26 16:37

L Number	Hits	Search Text	DB	Time stamp
1	1992	((716/5) or (716/6) or (716/4)).CCLS.	USPAT	2004/08/26 16:57
2	44	((716/5) or (716/6) or (716/4)).CCLS. and (dominoe same (circuit or latch or gate))	USPAT	2004/08/26 16:58

- Name
- What Can I Access?
- Log-out

REFINE YOUR SEARCH

- Journals & Magazines
- Conference Proceedings
- Standards

SEARCH

- By Author
- Basic
- Advanced

MEMBER SERVICES

- Join IEEE
- Establish IEEE Web Account
- Access the IEEE Member Digital Library

- Access the IEEE Enterprise File Cabinet

Your search matched **5** of **1064971** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

Check to search within this result set

<and> erroneous

Results Key:

JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 Charge-sharing alleviation and detection for CMOS domino circuits
Shih-Chieh Chang; Ching-Hwa Cheng; Wen-Ben Jone; Shin-De Lee; Jinn-Shyan Wang;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Volume: 20, Issue: 2, Feb 2001

Pages:266 - 280

[\[Abstract\]](#) [\[PDF Full-Text \(372 KB\)\]](#) **IEEE JNL**

2 Low-speed scan testing of charge-sharing faults for CMOS domino circuits

Cheng, C.H.; Jone, W.B.; Chang, S.C.; Wang, J.S.;
 Electronics Letters, Volume: 36, Issue: 20, 28 Sep 2000

Pages:1684 - 1685

[\[Abstract\]](#) [\[PDF Full-Text \(252 KB\)\]](#) **IEE JNL**

3 Low-speed scan testing of charge-sharing faults for CMOS domino circuits

Cheng, C.H.; Jone, W.B.; Wang, J.S.; Chang, S.C.;
 Defect and Fault Tolerance in VLSI Systems, 2000. Proceedings. IEEE International Symposium on, 25-27 Oct. 2000
 Pages:329 - 337

[\[Abstract\]](#) [\[PDF Full-Text \(472 KB\)\]](#) **IEEE CNF**

4 Adaptable voltage scan testing of charge-sharing faults for domino circuits

Ching-Hwa Cheng;
 Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings. 17th IEEE International Symposium on, 6-8 Nov. 2002
 Pages:147 - 155

[\[Abstract\]](#) [\[PDF Full-Text \(1135 KB\)\]](#) **IEEE CNF**

5 Charge sharing fault detection for CMOS domino logic circuits

Results Key:**JNL** = Journal or Magazine **CNF** = Conference **STD** = Standard**1 Charge-sharing alleviation and detection for CMOS domino circuits**

Shih-Chieh Chang; Ching-Hwa Cheng; Wen-Ben Jone; Shin-De Lee; Jinn-Shyan Wang;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions
on, Volume: 20, Issue: 2, Feb 2001
Pages:266 - 280

IEEE JNL**2 Low-speed scan testing of charge-sharing faults for CMOS domino circuits**

Cheng, C.H.; Jone, W.B.; Chang, S.C.; Wang, J.S.;
Electronics Letters, Volume: 36, Issue: 20, 28 Sep 2000
Pages:1684 - 1685

IEE JNL**3 Low-speed scan testing of charge-sharing faults for CMOS domino circuits**

Cheng, C.H.; Jone, W.B.; Wang, J.S.; Chang, S.C.;
Defect and Fault Tolerance in VLSI Systems, 2000. Proceedings. IEEE International
Symposium on, 25-27 Oct. 2000
Pages:329 - 337

IEEE CNF**4 Adaptable voltage scan testing of charge-sharing faults for domino circuits**

Ching-Hwa Cheng;
Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings. 17th IEEE
International Symposium on, 6-8 Nov. 2002
Pages:147 - 155

IEEE CNF**5 Charge sharing fault detection for CMOS domino logic circuits**

Cheng, C.H.; Chang, S.C.; Wang, J.S.; Jone, W.B.;
Defect and Fault Tolerance in VLSI Systems, 1999. DFT '99. International Symposium
on, 1-3 Nov. 1999
Pages:77 - 85

IEEE CNF